A Test Bench for Differential Circuits
نویسنده
چکیده
Last updated on September 12, 2006. You can find the most recent version at www.designersguide.org. Contact the author via e-mail at [email protected]. Permission to make copies, either paper or electronic, of this work for personal or classroom use is granted without fee provided that the copies are not made or distributed for profit or commercial advantage and that the copies are complete and unmodified. To distribute otherwise, to publish, to post on servers, or to distribute to lists, requires prior written permission. Designer’s Guide® is a registered trademark of Kenneth S. Kundert. All rights reserved.
منابع مشابه
Using VHDL Neural Network Models for Automatic Test Generation
VHDL models for neural networks for automatic test generation of gate level circuits are presented in this paper. A program converts a gate netlist to its equivalent neural model. A good circuit and faultable bad circuits will be generated. A VHDL test bench has been developed to apply the faults to the neural network bad circuit model, and report tests that are generated for each injected fault.
متن کاملIncorporating Effects of Process, Voltage, and Temperature Variation in BTI Model for Circuit Design
Bias Temperature Instability (BTI) is a major reliability issue in Nano-scale CMOS circuits. BTI effect results in the threshold voltage increase of MOS devices over time. Given the Process, Voltage, and Temperature (PVT) dependence of BTI effect, and the significant amount of PVT variations in Nano-scale CMOS, we propose a method of combining the effects of PVT variations and the BTI effect fo...
متن کاملEfficient Analysis of Plasmonic circuits using Differential Global Surface Impedance (DGSI) Model
Differential global surface impedance (DGSI) model, a rigorous approach, has been applied to the analysis of three dimensional plasmonic circuits. This model gives a global relation between the tangential electric field and the equivalent surface electric current on the boundary of an object. This approach helps one bring the unknowns to the boundary surface of an object and so avoid volumetric...
متن کاملSimulink-Based Codesign and Cosimulation of a Common Rail Injector Test Bench
This paper describes how a complete test bench for a Common RailTM injection system has been built by means of hardware/software codesign techniques. The test bench is made up of two main components: a HW component running mainly onto an FPGA device, interacting directly with the electromechanical components (namely, a high pressure pump, six electrical injectors, an electrical discharge valve,...
متن کاملREGINA test mask: research on EMC guidelines for integrated automotive circuits
This paper presents the results obtained with a specific test mask designed at Motorola for the study of the electromagnetic parasitic emissions in integrated circuits (IC). First, origins of parasitic emissions are presented for CMOS circuits, and electromagnetic compatibility (EMC) measurements of IC emissions are detailed: a radiated measurement method with respect to the IEC61967-2 standard...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001